Array Sum - Verilog Typing CST Test