Conditional Counter Increment - Verilog Typing CST Test