1. Home
  2. /
  3. Verilog Typing Test
  4. /
  5. Conditional Counter Increment

Conditional Counter Increment - Verilog Typing CST Test

Skip to main content
CodeSpeedTest
Languages
Start TypingJump into a test — pick any languageAdaptive TrainingUnlock chars as you master themPractice DrillsFocused sessions targeting weak spotsDaily ChallengesNew coding challenges every dayRace ModeCompete against others in real timeAI OpponentRace against an AI at your WPM levelTournamentsLive coding speed tournamentsArcade GamesZType, Overkill Survival, Glyphica & moreGamificationXP, coins, badges & quests
LeaderboardGlobal rankings for every languageCertificatesEarn verifiable Bronze / Silver / Gold certsActivityDaily streaks & historical analyticsProfileYour stats, badges & achievements
Browse Languages500+ languages with real code examplesBlogTips, guides & deep divesFree ToolsWPM calculator, typing speed report & moreFAQCommon questions answeredGetting StartedNew to CodeSpeedTest?AboutOur story & missionSupportGet help — Pro users get priorityContactGet in touch with the team
Pricing
Mode:
Duration:
1
2
3
4
5
6
7
8
9
10
11
12
module ConditionalIncrement(
	input clk,
	input reset,
	output reg [31:0] count
);

	always @(posedge clk or posedge reset) begin
		if(reset) count <= 3;
		else if(count < 5) count <= count + 1;
	end

endmodule
Coding works best on desktop or with an external keyboard.
CodeSpeedTest

Improve your coding speed, code accuracy, and programming syntax WPM with practice sessions across 500+ programming languages.

Quick Links

HomeAboutFeaturesGetting StartedLanguages

Legal & Support

Pro ⚡ PricingContactPrivacy PolicyTerms of Service

Connect

CodeSpeedTest on GitHubCodeSpeedTest on TwitterEmail CodeSpeedTest

© 2026 CodeSpeedTest. All rights reserved.

Conditional Counter Increment — Verilog Code

Increment counter only if below 5.

module ConditionalIncrement(
	input clk,
	input reset,
	output reg [31:0] count
);

	always @(posedge clk or posedge reset) begin
		if(reset) count <= 3;
		else if(count < 5) count <= count + 1;
	end

endmodule

Verilog Language Guide

Verilog is a hardware description language (HDL) used to model, simulate, and design digital circuits such as CPUs, FPGAs, ASICs, and SoCs. Known for its C-like syntax, simplicity, and dominance in commercial chip design.

Primary Use Cases

  • ▸ASIC and SoC design
  • ▸FPGA development
  • ▸Digital logic design (ALUs, FSMs, DSP blocks)
  • ▸Processor architecture modeling
  • ▸Hardware simulation & verification

Notable Features

  • ▸C-like syntax (begin/end, if, case)
  • ▸Concurrent and procedural blocks
  • ▸Gate-level, RTL, and behavioral modeling
  • ▸Synthesizable hardware constructs
  • ▸Rich simulation capabilities

Origin & Creator

Developed in 1984 by Phil Moorby at Gateway Design Automation; standardized as IEEE 1364.

Industrial Note

Verilog powers most commercial semiconductor chips - including CPUs, GPUs, networking ASICs, and FPGA IP cores.

Quick Explain

  • ▸Verilog describes actual digital hardware through concurrent logic.
  • ▸Its syntax is compact and similar to C, making it easier for beginners.
  • ▸Widely used in semiconductor, embedded systems, and FPGA industries.

Core Features

  • ▸Modules (hardware building blocks)
  • ▸Always blocks for sequential/combinational logic
  • ▸Blocking vs non-blocking assignments
  • ▸Parameters for configurable hardware
  • ▸Testbenches with $display, $monitor, $dumpvars

Learning Path

  • ▸Start with basic modules and signals
  • ▸Learn reg vs wire behavior
  • ▸Practice always blocks and testbenches
  • ▸Build FSMs, ALUs, UARTs
  • ▸Move into CPU design or FPGA synthesis

Practical Examples

  • ▸LED blink module
  • ▸4-bit ripple-carry adder
  • ▸Finite State Machine
  • ▸UART communication module
  • ▸Pipelined ALU

Comparisons

  • ▸More compact than VHDL
  • ▸Less strict typing than VHDL
  • ▸Easier for beginners than VHDL
  • ▸Inferior verification features vs SystemVerilog
  • ▸More widely used in ASIC industry than VHDL

Strengths

  • ▸Easy to learn due to C-like syntax
  • ▸Fast development and prototyping
  • ▸Ideal for RTL design
  • ▸Excellent industry tool support
  • ▸Core language behind many silicon chips

Limitations

  • ▸Weaker type system than VHDL
  • ▸Allows sloppy coding if not careful
  • ▸Race conditions possible with poor coding
  • ▸Limited structured abstraction vs SystemVerilog
  • ▸Less strict, easier to write buggy designs

When NOT to Use

  • ▸Very large safety-critical systems (VHDL preferred)
  • ▸Complex verification (SystemVerilog UVM preferred)
  • ▸Analog/mixed-signal (use Verilog-AMS)
  • ▸Ultra-high-level hardware modeling
  • ▸Designs requiring strict type safety

Cheat Sheet

  • ▸module NAME (input, output);
  • ▸assign y = a & b;
  • ▸always @(*) begin ... end
  • ▸always @(posedge clk) begin ... end
  • ▸<= non-blocking for sequential, = blocking for combinational

FAQ

  • ▸Is Verilog still used?
  • ▸Yes - it dominates ASIC and commercial chip design.
  • ▸Is Verilog easier than VHDL?
  • ▸Yes - simpler syntax and fewer rules.
  • ▸Can Verilog design processors?
  • ▸Absolutely - many open-source CPUs use Verilog.
  • ▸Should I learn Verilog or SystemVerilog?
  • ▸Verilog for basics, SystemVerilog for professional verification.

30-Day Skill Plan

  • ▸Week 1: Syntax + combinational logic
  • ▸Week 2: Sequential logic + FSMs
  • ▸Week 3: Testbenches + waveforms
  • ▸Week 4: Pipelining + FPGA synthesis

Final Summary

  • ▸Verilog is foundational for digital hardware design.
  • ▸Fast, simple, and widely used for ASIC/FPGA development.
  • ▸Ideal for RTL design and simulation.
  • ▸A top skill for semiconductor, embedded, and FPGA careers.

Project Structure

  • ▸src/ - Verilog source files
  • ▸tb/ - testbenches
  • ▸constraints/ - pin mapping
  • ▸simulation/ - waveform dump files
  • ▸ip/ - reusable IP blocks

Monetization

  • ▸FPGA design consulting
  • ▸ASIC/SoC development roles
  • ▸Creating IP cores for sale
  • ▸Embedded hardware engineering
  • ▸Semiconductor verification services

Productivity Tips

  • ▸Use templates for modules/testbenches
  • ▸Automate simulation scripts
  • ▸Use non-blocking for sequential logic
  • ▸Always review waveforms
  • ▸Leverage parameters for generic design

Basic Concepts

  • ▸Modules and ports
  • ▸Reg vs wire
  • ▸Always blocks
  • ▸Blocking (=) vs non-blocking (<=)
  • ▸Continuous assignments

Official Docs

  • ▸IEEE 1364 Verilog Standard
  • ▸IEEE Synthesis Subset Guidelines
  • ▸Vendor tool documentation

More Verilog Typing Exercises

Verilog Counter and Theme ToggleVerilog Simple AdditionVerilog FactorialVerilog Fibonacci SequenceVerilog Max of Two NumbersVerilog Array SumVerilog Even Numbers FilterVerilog String ConcatenationVerilog Counter With Reset and Enable

Practice Other Languages

CReactPythonC++RustTypeScriptKotlinPHPJavaC#RubyMqlCqlN1qlCypher